Designer’s Guide Community

‹ Previous topic | Next topic ›

Pages: 1

simulator temperature access? (Read 3820 times)

Geoffrey_Coram

Senior Fellow

Offline

Posts: 1998
Massachusetts, USA

simulator temperature access?
Sep 12^th, 2006, 12:31pm

I was looking at some VHDL-AMS examples from Southampton, and the models always use a fixed temperature. Is there no way to request the simulation temperature from the simulator? Isn't this a major impediment to using VHDL-AMS models for real circuits that have to work at -40 and +125 C? Do you have to edit the model to change the temperature?

If at first you do succeed, STOP, raise your standards, and stop wasting your time.

IP Logged

Andrew Beckett

Senior Fellow

Offline

Life, don't talk to
me about Life...

Posts: 1742
Bracknell, UK

Re: simulator temperature access?
Reply #1 - Sep 20^th, 2006, 2:48am

Geoffrey,

I'm not aware of a way of doing this - there has been some discussion about this within Cadence - we have PCR 697109 asking for this. There was some talk of making it available via a package - perhaps as a package variable, but nothing definitive yet. Even then, that's not a feature of the standard, but would be implementation specific.

It does seem a bit odd that this isn't in the standard...

Regards,

Andrew.

IP Logged

Paul Community Fellow Offline Posts: 351 Switzerland	Re: simulator temperature access? Reply #2 - Sep 22^nd, 2006, 12:53pm Hi, I'm not aware of anything either. Why not get in touch with someone of the standardization committee (contact information at http://www.vhdl.org/vhdl-ams)? Paul
Back to top	IP Logged

Pages: 1

‹ Previous topic | Next topic ›