Pavel
|
There is article "Compact Modeling of On-Chip ESD Protection Devices Using Verilog-A" IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 6, JUNE 2006
that explain ESD modelling in Verilog-A. Unfortunately I can't attach it as its size is more than 500k.
Regards.
Pavel
|