The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 4th, 2024, 11:18am
Pages: 1
Send Topic Print
pll stability (Read 5084 times)
sivacharan
Junior Member
**
Offline



Posts: 19

pll stability
Mar 21st, 2007, 7:01am
 
how do we simulate for pll stability using spectre if i am using all veriloga models for vco, charge pump and pfd.
i dont understand why it is showing 0 loop gain at all frequencies( i am using vsin at ref and ac mag is 1).
can any one tell me where i am doing mistake??

thanks.
Back to top
 
 
View Profile   IP Logged
Jess Chen
Community Fellow
*****
Offline



Posts: 380
California Bay Area
Re: pll stability
Reply #1 - Mar 21st, 2007, 12:09pm
 
What kind of veriloga model are you using? There are two basic kinds of models, voltage domain and phase domain. The VCO model tells you want kind of model you are using. In a voltage domain model, the VCO outputs an oscillatory waveform. In a classical phase domain model, the VCO outputs a ramping signal representing the phase of the VCO. A variant of the phase domain model linearizes about frequency and in that case, the steady state VCO output is a constant signal representing frequency.

If you are using a voltage domain model, the simple Spectre AC analysis will give you zero for loop gain because the AC gain through your digital sections is zero. A digital part has only two output levels and Spectre linearizes about one of those levels. Since the output is fixed for small perturbations in the input (away from the hi/lo threshold), the gain is zero. You may be able to use SpectreRF to compute the small signal gain around the loop but I would bet that approach is fairly tricky.

If you are using a phase domain model, you may want to check the operating point. If the phase domain model has any saturating elements, Spectre's DC analysis may place the PLL in saturation, in which case your loop gain will be zero. Nonlinear phase domain models of PLLs can be tricky because either no legitimate DC operating point exists or multiple operating points exist. Both can cause convergence problems or convergence to an undesired operating point, like saturation. One trick I've used to get around this problem is to use veriloga models that have different behaviors depending on the analysis. For DC analysis, all transfer curves are monotonic and never saturate. This guarantees a unique operating point. If the operating point produces unrealistic voltages anywhere in the loop, I can see them and diagnose the problem. You can't do that with a convergence error. For transient analysis, the models can saturate.

I hope this helps.

-Jess
Back to top
 
 
View Profile   IP Logged
sivacharan
Junior Member
**
Offline



Posts: 19

Re: pll stability
Reply #2 - Mar 21st, 2007, 7:42pm
 
thank you jess for ur clear cut explanation.
i am using voltage domain model. the output of the vco is sinusoidal.
Back to top
 
 
View Profile   IP Logged
Jess Chen
Community Fellow
*****
Offline



Posts: 380
California Bay Area
Re: pll stability
Reply #3 - Mar 22nd, 2007, 8:08am
 
Is your phase (or phase frequency detector) digital?

What kind of analysis are you applying? AC? PAC? Other?
Back to top
 
 
View Profile   IP Logged
sivacharan
Junior Member
**
Offline



Posts: 19

Re: pll stability
Reply #4 - Mar 22nd, 2007, 11:53pm
 
i am using freq phase detector.
it is available in ahdlLib.
i was doing ac analysis.
Back to top
 
 
View Profile   IP Logged
Jess Chen
Community Fellow
*****
Offline



Posts: 380
California Bay Area
Re: pll stability
Reply #5 - Mar 23rd, 2007, 11:24am
 
AC analysis is meant to work with analog circuits. The phase-frequency detector is a digital circuit. From a loop gain standpoint, the phase frequency detector output of interest is a duty cycle, something averaged over one full cycle of digital operation. When you do an AC analysis, the digital circuit is locked into one state while Spectre linearizes the circuit about a DC operating point. The steady state operation of interest is not a DC operating point, it is an oscillatory condition with the PFD switching between two states at the reference frequency.

Think of it this way: consider a white disk with one sector colored red. The angle of the sector equals phase error. The disk spins about its center at such a high rate such that you see a pink disk. Imagine that you cannot see the entire disk. You can only see one small area of the disk. To measure phase error, you must therefore note the shade of pink you see as the disk spins.  Spectre's AC analysis would freeze the disk. You would see only red or white, not  pink. The control signal is in the shade of pink. Since the loop filter cannot see the shade of pink produced by the phase frequency detector after Spectre does the DC analysis, the loop is broken and the loop gain is zero.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.