I have seen some work done on synthesizing CML. Basically you need to characterize a 2-input NAND for, say Synopsys, and you can go ahead. Place and route has also been done and some skill code is written to handle the parallel routing. Given the static current nature of CML logic, you need to design your leaf-cells wisely. Most CML experts I have talked to frown upon such an approach.