Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 21
st
, 2024, 9:22pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› Exceeding blowup limit 1GV!
‹
Previous topic
|
Next topic
›
Pages: 1
Exceeding blowup limit 1GV! (Read 3078 times)
jefkat
Community Member
Offline
Posts: 69
Exceeding blowup limit 1GV!
May 03
rd
, 2007, 5:57am
Hi folks,
I was running a transient sim on a DAC when Spectre quit saying voltage at a node exceeded 1GV (the blowup limit). I dont have a nuclear reactor inside my DAC so this must be some simulator thing. Can anyone please tell me how to avoid these kind of pesky things?
thanks much for your taking time to reply.
shaf
Back to top
IP Logged
ACWWong
Community Fellow
Offline
Posts: 539
Oxford, UK
Re: Exceeding blowup limit 1GV!
Reply #1 -
May 3
rd
, 2007, 7:19am
classic example of this is an ideal current source, where the current has no where (except via gmin) to go and thus creating blow up voltages... investigate the nodes reported in the spectre log.
Back to top
IP Logged
Ken Kundert
Global Moderator
Offline
Posts: 2386
Silicon Valley
Re: Exceeding blowup limit 1GV!
Reply #2 -
May 3
rd
, 2007, 8:28am
I have also seen this when there is a negative time constant (due to a negative resistor or the like) causing exponential growth. Try setting diagnose=yes on the options to find the problem.
-Ken
Back to top
IP Logged
jefkat
Community Member
Offline
Posts: 69
Re: Exceeding blowup limit 1GV!
Reply #3 -
May 4
th
, 2007, 12:28am
Thanks a lot guys!
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.