The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 28th, 2024, 6:15am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › a question about tsmc 0.18um deep nwell process
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
a question about tsmc 0.18um deep nwell process (Read 1758 times)
darrenxyz
New Member
*
Offline



Posts: 8
taiwan
a question about tsmc 0.18um deep nwell process
Jun 14th, 2007, 11:41pm  
hi,
anybody know that  deep nwell process have better substrate noise isolation or not?
tks a lot!!
Back to top
 
 
View Profile darrenxyz   IP Logged
panditabupesh
Community Member
***
Offline



Posts: 36
Toronto
Re: a question about tsmc 0.18um deep nwell proces
Reply #1 - Jun 25th, 2007, 5:37am  
yes it provides better substrate isolation. As is recommended, surrounding it with NWELL will improve the noise isolation further.

Bupesh
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.