The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 31st, 2024, 11:00pm
Pages: 1
Send Topic Print
Feedback loop simulation and Switched cap (Read 3962 times)
joeb
Junior Member
**
Offline



Posts: 10

Feedback loop simulation and Switched cap
Jul 03rd, 2007, 9:44am
 
Hi,

How you check the stability of your amplifier in a switched cap configuration?

In case of gain boosting op amp, how you check the stability of ur overall amplifier.

How to use stb option in cadence? What stb does exactly?

Thanks for your answers.
Back to top
 
 
View Profile   IP Logged
topquark
Community Member
***
Offline



Posts: 61
Thames Valley, UK
Re: Feedback loop simulation and Switched cap
Reply #1 - Jul 11th, 2007, 7:38am
 
Hope you already searched for some links on the topic.
here's one:
http://www.designers-guide.org/Forum/YaBB.pl?num=1156429424/0#0

A quicker 'n simpler way (which may not work always) to get a gain/phase margin plot is to break open the loop, put ideal volatge sources at appropriate nodes 'n do ac analysis sweeing freq.
Back to top
 
 
View Profile   IP Logged
joeb
Junior Member
**
Offline



Posts: 10

Re: Feedback loop simulation and Switched cap
Reply #2 - Jul 12th, 2007, 12:50am
 
Hi

Thanks for ur answer. I think that is the best one.
Back to top
 
 
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2386
Silicon Valley
Re: Feedback loop simulation and Switched cap
Reply #3 - Jul 12th, 2007, 11:04am
 
Never break the loop. Use stb analysis instead. It computes the loop gain, and then extracts the phase and gain margins from that. If your amplifier has switched-capacitor common-mode feedback, you will need to use pstb analysis.

-Ken
Back to top
 
 
View Profile WWW   IP Logged
HdrChopper
Community Fellow
*****
Offline



Posts: 493

Re: Feedback loop simulation and Switched cap
Reply #4 - Jul 14th, 2007, 9:31pm
 
hi,

To check for the op-amp stability I would replace the switched caps by the equivalent resistor value and IŽd analyze the stability by computing gain/phase margin (easy and fast).  You can either open the loop appropriately (be careful you are able to recreate the same DC loading conditions at the node you break the loop when you run your AC analysis!) or could run your stb analysis (which I do not like much since you never know exactly where the bias point is calculated).


Back to top
 
 

Keep it simple
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.