Designer’s Guide Community

Pages: 1

thd of buffer post DAC (Read 2185 times)

cmos_cowboy New Member Offline Posts: 7	thd of buffer post DAC Nov 07^th, 2007, 2:30pm I have a DAC that is designed to give 10bit accuracy. It requires a unity gain buffer to drive a capacitive load. If I do not want the buffer to degrade the DAC output by more than say 0.5 lsb I am correct in assuming that - 0.5/1024 gives rise to a THD spec of -66dB. Am I correct in my assumptions or is it a little more complicated?
Back to top	IP Logged

cktlife Junior Member Offline Posts: 11	Re: thd of buffer post DAC Reply #1 - Nov 8^th, 2007, 12:38am I have the same question for the cascaded system. In this case, two blocks are in series, DAC+buffer. Suppose that the overall 10-bit accuracy is wanted, how do i allocate the linearity requirement for each block? Is there any analytical solution or just emperical estimation?
Back to top	IP Logged

Berti

Community Fellow

Offline

Posts: 356

Re: thd of buffer post DAC
Reply #2 - Nov 8^th, 2007, 10:51pm

Hi everybody,

how to calculate the linearity of cascaded systems can be found in text-books (similar to Friis' formula).
In case of a DAC+buffer combination I think the question is whether you want the linearity limited by
the DAC, the buffer or a combination of both.
Usually the liniearity should be limited by the DAC. The buffer should therefore be linear enough not to
degrade the overall linearity to much.

Regards

IP Logged

Pages: 1

‹ Previous topic | Next topic ›