Designer’s Guide Community :: Forum

Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.

Apr 29^th, 2024, 6:41am

	HomeHelpSearchLoginRegisterPM to admin

The Designer's Guide Community Forum › Design › High-Speed I/O Design › ssn minimization in LVDS transmitter

‹ Previous topic | Next topic ›

Pages: 1

Send Topic

Print

ssn minimization in LVDS transmitter (Read 3475 times)

justdoit New Member Offline Posts: 6 IIT-Kharagpur,India	ssn minimization in LVDS transmitter Dec 03^rd, 2007, 9:18pm Hi all, I am designing a LVDS transmitter .I want to minimize peak current flowing through DVDD supply(to minimize the SSN noise ) .In order to achieve this wat is the criteria for the signals that drive the transmitter switches w.r.t to thier timing issues
Back to top	Haribabu, M.tech. IIT-Kharagpur, India. IP Logged

email_gz Junior Member Offline Posts: 31 gaoz.mail@gmail.com	Re: ssn minimization in LVDS transmitter Reply #1 - Dec 8^th, 2007, 4:17am careful design symmetry (delay path,cap loding...)of differential siganls which drive the LVDS switchs, and also slew rate should not too fast. I think
Back to top	IP Logged

fonseca.ha Junior Member Offline Posts: 28 UK	Re: ssn minimization in LVDS transmitter Reply #2 - Feb 2^nd, 2008, 10:19am A comment about speed of the edges when driving the steering devices of the LVDS driver. A possible problem is that you may end up with too much jitter in the TX. is DVDD your digital supply?
Back to top	IP Logged

Pages: 1

Send Topic

Print

‹ Previous topic | Next topic ›

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.