shirin_br
New Member
Offline
Posts: 5
The Netherlands
|
Hello,
I am making a behavioural model of my bandgap circuit in Verilog-AMS. There are some digital pins in my schematic which are connected to dc voltage sources in test bench. The problem occures when I want to simulate the circuit using hierarchy editor of Cadence. I am given error for all the digital pins as: "No connection module found:Need an input port of continuous discipline electrical, and an output port of discrete discipline logic".
Would you please guide me how I can define this discipline and connect these two?
Thank you so much.
|