Designer’s Guide Community

min Junior Member Offline Posts: 16	dsm two non-overlap clock generator Jan 29^th, 2008, 1:37am Hi, I am doing a system design of a 2 order dsm . and I am thinking of the two non-overlap clock generator.what should I be concerned about in designing this part. Is there any paper about this part designing? Any help will be appreciated. regards, Min
Back to top	IP Logged

fonseca.ha Junior Member Offline Posts: 28 UK	Re: dsm two non-overlap clock generator Reply #1 - Feb 16^th, 2008, 4:07am Hi What is DSM? Is it digital state machine? you can make non overlaping clocks using an SR latch made of two crosscoupled NOR gates, and driving it, at the input with CLOCK and CLOCK inverted. there sould be some delay in the cross couple. Does this solve your problem? Regards, Humberto
Back to top	IP Logged

min Junior Member Offline Posts: 16	Re: dsm two non-overlap clock generator Reply #2 - Feb 17^th, 2008, 7:13pm Hi Humberto Thanks for your reply. I am designing a 3rd cascade stage switch capacitor dsm.I am curious about how to determine 1. ph1 and ph2 non-overlapping time 2. ph1(ph2) and ph1d(ph2d) delay time the sdm ota clock is 12.5MHz, can you give me some suggestion? regards, Min
Back to top	IP Logged

Berti

Community Fellow

Offline

Posts: 356

Re: dsm two non-overlap clock generator
Reply #3 - Feb 17^th, 2008, 10:39pm

Hi,

the non-overlap time should not be to large because you want as much time for settling as possible. But on the other hand it
should be large enough that the clocks never overlap (taking into account jitter, skew rise-fall time mismatch etc.). An overlapping
clock will destroy the performance.

But since 12.5MHz is relatively slow, I think you can choose a reasonably high non-overlap time (e.g. 0.5ns, this but also depends on you technology, and
rise-fall times of clocks).

Circuit implementation for non-overlapping clock generators you can find in a textbook about DSM (e.g. Schreier)

Good luck, regards

Back to top

IP Logged

Ken Kundert Global Moderator Offline Posts: 2386 Silicon Valley	Re: dsm two non-overlap clock generator Reply #4 - Feb 18^th, 2008, 12:25am I believe DSM in this thread refers to ΔΣ modulator. -Ken
Back to top	IP Logged

safwatonline Junior Member Offline Posts: 20	Re: dsm two non-overlap clock generator Reply #5 - Feb 18^th, 2008, 11:34am How about multi (i.e. >2) non-overlap clocks how to generate them?
Back to top	IP Logged

HdrChopper

Community Fellow

Offline

Posts: 493

Re: dsm two non-overlap clock generator
Reply #6 - Feb 19^th, 2008, 6:56am

Hi,

"In the CMOS Mixed-Signal Circuit Desing" book from R.J.Bakker, page 377 you have an example of a three phase non-ov ck which can be extended to N phases.
A more crude way is just to use a high freq oscillator and divide its frequency as necessary so that, by means of simple combinational logic you can select the time slot that will correspond to your clock signals. These obviously will not overlap between each other since are derived from a frequency divider. The drawback is that the min non-overlapping time is fixed and equal to the master oscillator period.

Tosei

Back to top

Keep it simple

IP Logged