The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 24th, 2024, 11:19pm
Pages: 1
Send Topic Print
The influence of Kvco in PLL (Read 8812 times)
Monkeybad
Junior Member
**
Offline



Posts: 31

The influence of Kvco in PLL
Feb 17th, 2008, 6:50pm
 
Hi! Everybody!
In designing a VCO in PLL, the Kvco is an important parameter.
What's the influence of Kvco?
What's the relationship between the Kvco and jitters?
Is it good or bad when I have a very high Kvco?  


Back to top
 
 
View Profile   IP Logged
Berti
Community Fellow
*****
Offline



Posts: 356

Re: The influence of Kvco in PLL
Reply #1 - Feb 17th, 2008, 10:31pm
 
Hi,

Kvco directly influences the tuning range and phase noise with opposite sign.
A large Kvco results in a large tuning range, but any noise (or ripple) on the loop filter voltage will be amplified by the large Kvco (large tuning range, but higher noise).
When choosing a small Kvco the phase noise will be smaller, but also the tuning range.

Ring oscillator designs often have a relatively high Kvco (e.g. 1GHz/V) because the jitter performance is moderate and often dominated by the VCO. Low phase noise (LC-based) PLL (e.g. for GSM transceivers) often have a low Kvco. But to cover the tuning range it might then be necessary to add some kind of coarse tuning (dividing the overall tuning range in coarse bands).

However, I think this trade-off will is covered in most of the PLL-books (Gardner, Best).

Regards
Back to top
 
 
View Profile   IP Logged
Monkeybad
Junior Member
**
Offline



Posts: 31

Re: The influence of Kvco in PLL
Reply #2 - Feb 18th, 2008, 2:40am
 
Thanks! Berti! Your answer is very helpful.
As I know, the jitter comes from two sources.
One comes from the reference clock, PFD, charge pump, and it passes the loop-filter so it is a low-pass signal.
Another one comes from the VCO directly, and  it can't be filtered by loop filter so it is a high-pass signal.  
So what you mean is that:
(1)For ring oscillator, the jitter in VCO is dominated so I set the Kvco higher to suppress the jitter.
   
(2)For LC tank PLL, like GSM transceivers, the jitter is low in VCO because we use the LC tank
   structure. The jitter from reference clock is dominated so I set the Kvco lower for not to  
   disturbance the LC tank VCO. But the tuning range is smaller.
Is it correct?

Back to top
 
 
View Profile   IP Logged
Berti
Community Fellow
*****
Offline



Posts: 356

Re: The influence of Kvco in PLL
Reply #3 - Feb 18th, 2008, 4:39am
 
Sorry, I think my explanation was not so clear.

Reference, VCO and loop filter noise are amplified by Kvco. Therefore you always want
the Kvco as small as possible.
However, a small Kvco results in a small tuning range. There is a trade-off.

Since ring-oscillators usually aim at moderate phase noise performance, those designs often use a larger Kvco (compared
to very low phase noise LC-oscillators) to cover a larger tuning range. But this is more a feeling/impression from my side
rather than a general rule.

Regards
Back to top
 
 
View Profile   IP Logged
Monkeybad
Junior Member
**
Offline



Posts: 31

Re: The influence of Kvco in PLL
Reply #4 - Feb 18th, 2008, 6:04pm
 
Thanks for your explanation,Berti.
Now I get much clear about my confusion.
Back to top
 
« Last Edit: Feb 18th, 2008, 9:18pm by Monkeybad »  
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.