The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 20th, 2019, 8:06am
Pages: 1
Send Topic Print
CMRR in a r2r input stage (Read 2484 times)
filipe
Junior Member
**
Offline



Posts: 22
Brasil
CMRR in a r2r input stage
Feb 14th, 2008, 2:31pm
 
What is the best choice in rail-to-rail input stages, concerning the CMRR in all the range of operation????
Because in the transition region, the CMRR are degraded a lot using complementary differential pairs.
What could be a good topology to overcome this problem?
Thanks a lot!
Filipe
Back to top
 
 
View Profile filipe filipe   IP Logged
vivkr
Community Fellow
*****
Offline



Posts: 777

Re: CMRR in a r2r input stage
Reply #1 - Feb 14th, 2008, 11:05pm
 
The good question to ask would be: Do I need an input R2R amp or is it possible to make some changes at the system level to avoid this?
I doubt if you will find an input R2R stage which does not suffer from CMRR issues. There are some papers where they suggest using
a PMOS + NMOS input pair such that the total current through both is kept constant at all input levels and the transistor are in weak inversion.
The same would be true if you were to use NPN and PNP input pairs.

However, if you opt for input R2R, you more or less have to live with poor CMRR, unless you artificially increase your linear input range by
using a chargepump to boost the internal VDD for instance. Then, you could use just a standard diff pair. See the JSSC paper by Duisters and Dijkman
(Philips).

Regards
Vivek
Back to top
 
 
View Profile   IP Logged
HdrChopper
Community Fellow
*****
Offline



Posts: 493

Re: CMRR in a r2r input stage
Reply #2 - Feb 18th, 2008, 4:50pm
 
Hi filipe,

What Vivek pointed out is true. However, you might still want to take a peek at this reference "Constant-gm Constant-Slew-Rate High-Bandwidth Low-Voltage Rail-to-Rail CMOS Input Stage for VLSI Cell Libraries" Juan M. Carrillo, J. Francisco Duque-Carrillo, Guido Torelli and José L. Ausín. JSSC Aug 2003. This is an all-NMOS r2r input. Although not specifically designed for improving CMRR, it might be better than the usual complementary pair.

Tosei
Back to top
 
 

Keep it simple
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.