Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 18
th
, 2024, 9:13am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› how to use cmdmprobe in stb analysis
‹
Previous topic
|
Next topic
›
Pages: 1
how to use cmdmprobe in stb analysis (Read 856 times)
Julian18
Community Member
Offline
Posts: 55
how to use cmdmprobe in stb analysis
Feb 26
th
, 2008, 4:40am
hi, there.
i want to analysis the stability of this full differential OTA(shown below), how to add the cmdmprobe into this circuit to do the stb analysis?
Thanks.
Back to top
1_003.JPG
IP Logged
James Bond
Community Member
Offline
Posts: 82
Re: how to use cmdmprobe in stb analysis
Reply #1 -
Feb 26
th
, 2008, 4:45am
Hi,
I think there is a component in the analoglib called iprobe, in order to use that , you need to put this component in between your common output from opamp and cmfb input, and run stb analysis. Hope it will help.
james
Back to top
IP Logged
Frank Wiedmann
Community Fellow
Offline
Posts: 678
Munich, Germany
Re: how to use cmdmprobe in stb analysis
Reply #2 -
Feb 26
th
, 2008, 4:53am
See
http://www.designers-guide.org/Forum/YaBB.pl?num=1190707743/1#1
. Connect the positive output via the cmdmprobe with the negative input and vice versa.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.