Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 16
th
, 2024, 5:40pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Mixed-Signal Design
› Output of interest of Sigma delta Modulators
‹
Previous topic
|
Next topic
›
Pages: 1
Output of interest of Sigma delta Modulators (Read 3000 times)
cdbular
New Member
Offline
Posts: 8
Output of interest of Sigma delta Modulators
Apr 15
th
, 2008, 10:25pm
Which signal in sigma delta modulators in general (single bit, mulibit, order N) should be spectrally analyzed (PSD, SNR), the digital output? the integrator output? in order to evaluate converter performance
Back to top
IP Logged
Berti
Community Fellow
Offline
Posts: 356
Re: Output of interest of Sigma delta Modulators
Reply #1 -
Apr 15
th
, 2008, 10:35pm
Hi,
In general you can analyzed any signal
But usualy the wanted spectrum
is found at the modulator output (ADC : digital out; DAC, digital SDM : after
truncation).
Regards
Back to top
IP Logged
cdbular
New Member
Offline
Posts: 8
Re: Output of interest of Sigma delta Modulators
Reply #2 -
Apr 16
th
, 2008, 7:13am
Thanks for you reply berti.
But in the case of multibit architechures, how can I analyze the output spectrum?
Back to top
IP Logged
Berti
Community Fellow
Offline
Posts: 356
Re: Output of interest of Sigma delta Modulators
Reply #3 -
Apr 16
th
, 2008, 10:26pm
I assume you are designing an ADC: Take the output of the quantizer, which is usually termomether-decoded and
perform a FFT on that. (Or take the output after the therm. to binary decoder, if there is one).
Example:
Quatizer (therm.) output : 000 -> binary : 00 -> value : -1
Quatizer (therm.) output : 001 -> binary : 01 -> value : -1/3
Quatizer (therm.) output : 010 -> binary : 10 -> value : 1/3
Quatizer (therm.) output : 100 -> binary : 11 -> value : 1
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
»» Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.