Hi,

The below is the an example.

Open icfb, Click Import -> CDL… in CIW. Fill in CDL netlist File: Output Library: Top Cell: Reference Library List: Device-Map File:
The Reference Library contains tsmc18rf and analogLib, where tsmc18rf is the PDK library provided by TSMC. The analogLib is put in the reference library list because a resistor symbol is required while the symbol in tsmc18rf does not generate the dimension and value correctly.
The Device-Map File is titled map.in here and shown below.
devMap := nfet nmos3v
propMatch :=subtype ND
devMap := nfet nmos2v
propMatch := sybType N
devMap := pfet pmos3v
propMatch := subType PD
devMap := pfet pmos2v
propMatch := subType P
devMap := diode dioden3v
propMatch := subType DB
devMap := resistor res
propMatch := subType rp
devMap := resistor rnplus
propMatch := subType rnodrpo_m

Edit the netlist, append the following in each card for resistor.
$[rp] W=1U L=1U M=1
Add the following lines if there are resistor, capacitor, diode, or triode.
PARAM
*.BIPOLAR
*.RESVAL
*.CAPVAL
*.DIOAREA
*.SCALE METER

Comment the line below,
.GLOBAL VSSPST VDD VSS VD33 POC
otherwise pins VSSPST VDD VSS are not generated in the schematic. I don’t know the reason why it does not inhibit VD33 and POC in the generated schematic. BTW, Global Node Expansion is chosen as Full in Virtuoso® CDL In window. What does it mean?

Good luck!
Yawei