The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 18th, 2024, 8:22am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › Timing Simulators › Nanosim leakage simulation
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Nanosim leakage simulation (Read 6361 times)
abhijitsil
New Member
*
Offline



Posts: 1
Nanosim leakage simulation
May 28th, 2008, 8:06pm  
Can anybody suggest me how to perform leakage simulation in nanosim simulator ? whats the command and environment ? I tried to use the command "report_ckt_dcpath" , but the simulation never finished ......

Thanks

Abhijit
Back to top
 
 
View Profile   IP Logged
rfsimer
New Member
*
Offline



Posts: 5
Re: Nanosim leakage simulation
Reply #1 - Mar 1st, 2009, 9:15am  
can you paste more details?
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.