The Designer's Guide Community
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 11th, 2020, 7:35pm
Pages: 1
Send Topic Print
nanosim memory design (Read 2825 times)
Junior Member

Posts: 16

nanosim memory design
Nov 15th, 2010, 7:47pm
how to calculate the sram bitline wiring capacitance ?

It seems the total bitline cap is very small in my design, about 100fF for a bitline with 1024 memory cells connected in 130nm. I am wondering if the metal layer cap is included.

Thanks for any suggestion.
Back to top
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2020 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to Consider submitting a paper or model.