veriloganewbie
New Member
Offline
Posts: 5
|
a current pulse and a cap of 3nF are connected to the output vddcore, where vddcore1_20, vddcore2_25, and vddcore3_25 are connected together.
vddcore1_20 provides a maximum current of 20mA, vddcore2_25 and vddcore3_25 provide maximum of 25 mA.
I(vddcore1_20) <+ transition( (deep_pd_off * ( V(vddcore1_20) - vint )/res_vddcore1_20), td, tr) ; I(vddcore2_25) <+ transition(deep_pd_off * ( V(vddcore2_25) - vint )/ res_vddcore2_25), td, tr); I(vddcore3_25) <+ transition( (deep_pd_off * ( V(vddcore3_25) - vint )/ res_vddcore3_25),td, tr);
deep_pd_off is 0 during deep power mode, where there is no current outflowing. res_vddcore1_20, res_vddcore2_25, and res_vddcore3_25 are static resisitve values
If all three of these outputs use the transition filter, the simulator will an unsettling voltage output as if the model did not exist.
And are there any filters or functions that can smooth out the outputs other than transition or absdelay?
|