The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 31st, 2024, 5:03am
Pages: 1
Send Topic Print
limiting amplifier region of operation (Read 295 times)
aaron_do
Senior Fellow
******
Offline



Posts: 1398

limiting amplifier region of operation
Jul 08th, 2008, 10:45pm
 
Hi all,

I have a simple limiting amplifier with NMOS diff inputs and NMOS diode connected loads. In order for the output CM voltage to equal the input CM voltage, I had to select a certain device size for the output diodes given my fixed biasing current. Then, to get the 6 dB gain, i sized the input diff pair. However, I found that the input diff pair turns out to be in subthreshold region. VGS of the output diodes is 0.8 V and the ratio of the input W/L to output diodes W/L is around 16 instead of only 4 (which corresponds to saturation region).

So I checked all the corners, and the 6dB gain didn't change too much, and neither did the output CM voltage. Anybody know of any problems i might run into?

thanks,
Aaron
Back to top
 
 

there is no energy in matter other than that received from the environment - Nikola Tesla
View Profile   IP Logged
vivkr
Community Fellow
*****
Offline



Posts: 780

Re: limiting amplifier region of operation
Reply #1 - Jul 8th, 2008, 11:17pm
 
Hi Aaron,

If you have really checked all process, supply voltage, temperature, bias current corners, then you should be ok in principle.

However, about the W/L deviation, did you consider the body effect in the diode-connected transistors? This coupled with your drain current (I am guessing it is very small), and input common-mode voltage (probably too low) might be the reason. I expect that you will have relatively lower speed due to the additional input cap, and higher noise due to the choice of gain and load, but I think you already have accounted for this.

You mention diode-connected NMOS loads. That would mean you are tying the drain and gate both to the top and to VDD. Is that correct? Normally, it is not advised to connect the gate directly to supply (reliability reasons).

Regards
Vivek
Back to top
 
 
View Profile   IP Logged
Berti
Community Fellow
*****
Offline



Posts: 356

Re: limiting amplifier region of operation
Reply #2 - Jul 9th, 2008, 12:00am
 
Hi Vivek,

Quote:
Normally, it is not advised to connect the gate directly to supply (reliability reasons).


Can you please elaborate on that?
Thanks!
Back to top
 
 
View Profile   IP Logged
vivkr
Community Fellow
*****
Offline



Posts: 780

Re: limiting amplifier region of operation
Reply #3 - Jul 9th, 2008, 11:30pm
 
Hi Berti,

That was a little off the main topic. But what I get to hear all the time from people working on process tech is that the gate has a high chance of getting damaged, or atleast of getting its properties modified sufficiently to degrade performance when tied to VDD or VSS directly.

One reason appears to be antenna effect from the processing which is worse since VDD/VSS are usually the largest lines on chip, but which is reduced due to the many diodes. The other is that the VDD/VSS typically experience a large enough transient under ESD stresses that can degrade the gate, since the ESD protection clamps can only limit the voltage to a value a little beyond the rated limits.

Regards
Vivek
Back to top
 
 
View Profile   IP Logged
mists
Junior Member
**
Offline



Posts: 19

Re: limiting amplifier region of operation
Reply #4 - Jul 21st, 2008, 9:59pm
 
then how should we do to add decouple moscap(gate connect to one power rail, and source-drain connect to the other power rail) near the opamp or other power hungry block? use MIM  decouple cap or PIP decouple cap?but moscap has most unit capacitor!
Back to top
 
 
View Profile   IP Logged
vivkr
Community Fellow
*****
Offline



Posts: 780

Re: limiting amplifier region of operation
Reply #5 - Jul 21st, 2008, 11:36pm
 
Hi mists,

Now we are really off the main topic. So I will just summarize what we get as "RULES" from our process guys.

1. MIM, PIP, MOSCAP all are fine as bypass caps but may not be tied directly to a supply pin. I am not sure if they forbid tying it directly to any external pin at all. All this is to prevent damage to these thin oxides.

2. As a solution, we are allowed to put a small series resistor (a few 100 Ohms), and a diode, basically primary ESD protection before connecting these to external pins. Alternatively, we have some dedicated supply bypass cells realized with MOS devices where the gain does not touch the external nodes. These have comparable cap, and are usually also used as FILL cells in digital libraries. I cannot post a schematic of course.

3. I do not know if the rules as given to us are really necessary. If I remember correctly, I have seen this direct connection of caps to supply when working in other places, but I do not have any realibility/manufacturability info to say if that caused problems or not.

I suggest that we take discussions on this secondary topic offline.

Regards
Vivek
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.