The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 31st, 2024, 5:10am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › about decap cell circuit
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
about decap cell circuit (Read 2899 times)
mists
Junior Member
**
Offline



Posts: 19
about decap cell circuit
Jul 22nd, 2008, 7:59am  
I see some standard cell library has decap cell? I want to know the circuit of this cell. just nmos or pmos transitor whose gate connect to one power rail and source-drain connect to the other power rail? does this scheme has ESD issue? thanks!
Back to top
 
 
View Profile   IP Logged
vivkr
Community Fellow
*****
Offline



Posts: 780
Re: about decap cell circuit
Reply #1 - Jul 22nd, 2008, 11:28pm  
This cell has no ESD issues. The only assumption is that there is some sort of global ESD clamp (central clamp)  which will limit the difference between VDD-VSS to safe limits.

Vivek
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.