The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 15th, 2024, 12:43pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › Circuit Simulators › PSpice limit
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
PSpice limit (Read 2492 times)
Geoffrey_Coram
Senior Fellow
******
Offline



Posts: 1999
Massachusetts, USA
PSpice limit
Aug 21st, 2008, 1:30pm  
Hi -
In some PSpice models for external components, there is a "limit" function in the dependent source equations.  Does anyone have a complete description of this -- ie, how smooth is the clamping?

Thanks.
Back to top
 
 
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.