Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Mar 27
th
, 2023, 1:19am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Measurements
›
Other Measurements
› How to measure the DNL/INL in an ADC?
‹
Previous topic
|
Next topic
›
Pages: 1
How to measure the DNL/INL in an ADC? (Read 6384 times)
Monkeybad
Junior Member
Offline
Posts: 31
How to measure the DNL/INL in an ADC?
Aug 28
th
, 2008, 12:12am
Hi! everyone!
I want to measure the DNL/INL of a 8bit 8k/s sar-ADC. Can anyone tell me how to do that?
What instruments should I need?
Thanks!
Back to top
IP Logged
Frank Wiedmann
Community Fellow
Offline
Posts: 677
Munich, Germany
Re: How to measure the DNL/INL in an ADC?
Reply #1 -
Aug 28
th
, 2008, 5:30am
See lecture 19 of the EE315B course reader from Stanford, available at
http://eeclass.stanford.edu/ee315b/
(select "HANDOUTS" in the left column).
Back to top
IP Logged
Jacki
Senior Member
Offline
Posts: 237
Re: How to measure the DNL/INL in an ADC?
Reply #2 -
Apr 9
th
, 2014, 3:51pm
Hi Frank,
There is no handout. Where do you find it?
Thank you.
Back to top
IP Logged
Frank Wiedmann
Community Fellow
Offline
Posts: 677
Munich, Germany
Re: How to measure the DNL/INL in an ADC?
Reply #3 -
Apr 10
th
, 2014, 12:49am
The handout was there in 2008, things have changed since then. With Google, I found
https://coursework.stanford.edu/access/content/group/F13-EE-315B-01/ee315b_reade...
, the explanation of DNL/INL measurement starts on page 46 of the pdf file.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
»» Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2023
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.