loose-electron
Senior Fellow
![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif)
Offline
![](https://designers-guide.org/forum/avatars/fredflinstone.gif)
Best Design Tool = Capable Designers
Posts: 1638
San Diego California
|
Aaron:
First order the resistance of the gates (distributed and awkward to define, but a first order guesstimate can be done) will be the resistance. The newer BSIM models (4.4 and later IIRC) has the Rgate in the model (although a LOT of foundries let it default to zero!) so in theory its in the model, but the value is not properly set most of the time.
The capacitance however is a bit different, it is nonlinear in nature due to the distributed depletion regions. (think PN junctions changing depletion regions) So here, you have Cgs, Cgd, Cgb as first order estimates. Not sure if the nonlinear nature of the capacitnace is in the model at all. Would have to go digging in the model details.
A suggestion: Most people do the layout of the transistors so that the Rgate is low enough (small widths for short gate stripes) to get the RC time constant small enough to not affect the performance.
That is not a definitive answer, but it is a way to get it out of the design problem.
Jerry
|