The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 17th, 2024, 9:34am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Modeling › Semiconductor Devices › Bulk and Interface Traps
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Bulk and Interface Traps (Read 2065 times)
littlenasboy
New Member
*
Offline



Posts: 6
Bulk and Interface Traps
Jan 08th, 2009, 12:25pm  
How does one model the effect of bulk and interface traps on the DCIV characteristics of a MOS device?
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.