The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 2:20am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › RF Simulators › simulating net negative impedance of LC VCO
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
simulating net negative impedance of LC VCO (Read 1356 times)
oermens
Community Member
***
Offline



Posts: 86
simulating net negative impedance of LC VCO
Feb 24th, 2009, 2:58pm  
I tried to simulate using the method described here:

http://www.designers-guide.org/Forum/YaBB.pl?num=1233667204/5#5

I'm not sure if my setup is correct. I put isource on the output node with PAC magnitude=1 and plotted the resulting voltage of PAC simulation which is Rtank at the oscillation frequency. what is the correct setup for this simulation?
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.