The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 19th, 2024, 11:13am
Pages: 1
Send Topic Print
can i use I/O Mos to design the complete chip? (for UMC 0.13) (Read 2667 times)
nus_lin
Community Member
***
Offline



Posts: 48

can i use I/O Mos to design the complete chip? (for UMC 0.13)
Mar 10th, 2009, 3:00am
 
hi, is there anybody who is familiar with UMC cmos 0.13? i have to design a sensor readout circuit based on this technology. the power supply voltage is fixed to 3.3V. it looks that the I/O MOSFET fits the voltage requirement. but what i am not sure is that, is it allowed to design the complete chip, including the core parts with such I/O MOSFETS?

thanks.
Back to top
 
 
View Profile   IP Logged
Berti
Community Fellow
*****
Offline



Posts: 356

Re: can i use I/O Mos to design the complete chip? (for UMC 0.13)
Reply #1 - Mar 11th, 2009, 3:27am
 
I don't know UMC 0.13um and its design rules. But in general I think it is quite common to use thick-oxide transistors only for the analog circuitry. I don't think that this is prevented by design-rules. But I think you should find that rule in you DRM, if there is any.

Cheers
Back to top
 
 
View Profile   IP Logged
Terence
Junior Member
**
Offline

CAD Lab.

Posts: 23
Taiwan, R.O.C.
Re: can i use I/O Mos to design the complete chip? (for UMC 0.13)
Reply #2 - Mar 11th, 2009, 4:15am
 
It is very general to use I/O MOS for analog circuit with Vdd=3.3V. I think it is no problem at all.
Back to top
 
 
View Profile   IP Logged
nus_lin
Community Member
***
Offline



Posts: 48

Re: can i use I/O Mos to design the complete chip? (for UMC 0.13)
Reply #3 - Mar 11th, 2009, 6:54am
 
thank you, berti, thank you, terence.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.