Hi all,
Actually i want some good references for clocked comparator design looking at speed,noise and offset of the comparator.The arhitecture used is clocked bottom transistor with NMOS input stages and regenerative load.I have designed using minimum transistor sizes and some offset compensation scheme will be used.But i have not found out any satisfying reference for designing this....thanks a lot.