The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Nov 24th, 2020, 1:45am
Pages: 1
Send Topic Print
Defining Metal 0 in ASITIC (Read 2728 times)
DoYouLinux
Community Member
***
Offline



Posts: 80

Defining Metal 0 in ASITIC
Nov 14th, 2009, 10:46pm
 
Hi all,

I am trying to use ASITIC to analyze an inductor. However, in my 65nm substrate information, I cannot find the "Metal 0" as used in ASITIC.

In ASITIC document, it mentions that "Metal 0" exists in the epitaxial layer, but in my technlogy document, it does not mention about this metal in the epi layer. The metal structure starts from metal 1 above the epi layer.

How can I define the "Metal 0" in ASITIC ? In my tech file, I started the metal layer from Metal 1, and ASITIC reported an error that it cannot fine Metal 0.

Please suggest me how to do Crying or Very sad

DYL
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2020 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.