Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 18
th
, 2024, 11:19am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› Ouestion in symbolism...
‹
Previous topic
|
Next topic
›
Pages: 1
Ouestion in symbolism... (Read 3715 times)
Turin
Junior Member
Offline
Posts: 28
Greece
Ouestion in symbolism...
Mar 04
th
, 2010, 6:58am
Simple question...Do the mosfet symbols in the image have the same meaning regarding where the substrate is connected?
Thanks!
Back to top
IP Logged
pancho_hideboo
Senior Fellow
Offline
Posts: 1424
Real Homeless
Re: Ouestion in symbolism...
Reply #1 -
Mar 4
th
, 2010, 7:06am
It depends on a definition of MOSFET as three terminal model in model file.
See your model file.
But I think body is assumed to be connected to "source" in three terminal model of PMOS generally.
Back to top
Kita━━━━━━(゚∀゚)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related
IP Logged
Turin
Junior Member
Offline
Posts: 28
Greece
Re: Ouestion in symbolism...
Reply #2 -
Mar 4
th
, 2010, 9:53am
There is no model file...This(1rst) is an image from a book which i'm was wondering if is means it is actually connected to the source as it generally the case...
Back to top
IP Logged
aaron_do
Senior Fellow
Offline
Posts: 1398
Re: Ouestion in symbolism...
Reply #3 -
Mar 4
th
, 2010, 5:33pm
The one on the left doesn't have the substrate connected yet...
Back to top
there is no energy in matter other than that received from the environment - Nikola Tesla
IP Logged
kumar.g
Community Member
Offline
Posts: 51
Frankfurt, Germany
Re: Ouestion in symbolism...
Reply #4 -
Mar 5
th
, 2010, 12:29am
If substrate connection is not shown, then it implicitly means that it is connected to source. In your case both the ckts are different
Back to top
IP Logged
Turin
Junior Member
Offline
Posts: 28
Greece
Re: Ouestion in symbolism...
Reply #5 -
Mar 7
th
, 2010, 5:52pm
So having a schematic with the first symbolism(with the body pin unconnected) for the pmos and for the nmos where do you assume that the body pin is connected in both cases.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.