The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jun 30th, 2022, 1:23pm
Pages: 1
Send Topic Print
speed up the NCsim elaboration process? (Read 872 times)
ln3
New Member
*
Offline



Posts: 3

speed up the NCsim elaboration process?
Mar 19th, 2010, 3:59am
 
Hi there

I am currently simulating the Top level of a mixed signal chip. The digital parts are synthesized verilog netlist and the analog part has been completly modeled using Verilog-AMS. Currently, we are using IUS/Incisive 92.
Since the digital part in the testbench wont change, is there anyway to speed up the elaboration process?  can't find any ncelab command for that.
Thanks in advance for your help!
Back to top
 
 
View Profile   IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1740
Bracknell, UK
Re: speed up the NCsim elaboration process?
Reply #1 - Mar 19th, 2010, 10:58am
 
Which flow are you using (OSS/irun or CellBased/three-step (ADE or HED))?

The elaboration is much quicker using the irun flow.

You don't give much info - how long is it spending in elaboration?

More of a tool issue - this probably would have been better in the AMS Simulators board (I suspect Ken will move it there).

Regards,

Andrew.
Back to top
 
 
View Profile WWW   IP Logged
ln3
New Member
*
Offline



Posts: 3

Re: speed up the NCsim elaboration process?
Reply #2 - Mar 19th, 2010, 11:28am
 
Andrew Beckett wrote on Mar 19th, 2010, 10:58am:
Which flow are you using (OSS/irun or CellBased/three-step (ADE or HED))?

The elaboration is much quicker using the irun flow.

You don't give much info - how long is it spending in elaboration?

More of a tool issue - this probably would have been better in the AMS Simulators board (I suspect Ken will move it there).

Regards,

Andrew.


Thank you for the answer Andrew.
Currently I am using HED  Cell based three step flow, elaboration took almost 15 min to finish and is not really multi core capable. I have changed OSS/irun in the ADE one time, but it throws me a netlist error event the netlist log shows no errors....
Back to top
 
 
View Profile   IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1740
Bracknell, UK
Re: speed up the NCsim elaboration process?
Reply #3 - Mar 21st, 2010, 3:43am
 
One way to make the conventional three-step elaboration quicker is to limit the number of libraries in your cds.lib (not always possible).

Anyway, I'd suggest you contact Cadence Customer Support - that way we can work through this carefully and with the full information of what  you're trying to do (and file a CCR if there's a bug or enhancement needed).

Regards,

Andrew.
Back to top
 
 
View Profile WWW   IP Logged
ln3
New Member
*
Offline



Posts: 3

Re: speed up the NCsim elaboration process?
Reply #4 - Apr 9th, 2010, 8:05am
 
Hello Andrew,
THank you very much for the replies. Using the OSS based netlist do give me some speed ups, but the oss netlist and ncvlog has problem with modules using  2-D arrays like
----
module test(\out1[5])
output [3:0] \out1[5]
....
endmodule
----
is ther any work around for this?
Back to top
 
 
View Profile   IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1740
Bracknell, UK
Re: speed up the NCsim elaboration process?
Reply #5 - Apr 11th, 2010, 8:05am
 
That looks very odd - I'm not sure why such a net name would be escaped. Without knowing what the design looks like and which version you're using, hard to know the root cause and if there's a fix or workaround.

I would suggest you contact Cadence Customer Support.

Regards,

Andrew.
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2022 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.