Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 16
th
, 2024, 11:38am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Measurements
›
Phase Noise and Jitter Measurements
› Jitter transfer BW spec
‹
Previous topic
|
Next topic
›
Pages: 1
Jitter transfer BW spec (Read 7152 times)
supermoment
Senior Member
Offline
Posts: 167
Jitter transfer BW spec
Apr 19
th
, 2010, 7:05pm
I have one question about the OC192 jitter transfer spec in the page 15 of "Verification of Bit-Error Rate in Bang-Bang Clock and Data Recovery Circuits" article.
According to the diagram, the max jitter transfer bandwidth for OC192 is 8MHz. However, according to the Telcordia Technologies GR-253-CORE document, it states the jitter transfer BW is <120kHz with max peaking 0.1dB. Besides this, B. Razavi optical text book did mention this 120kHz BW, which is very difficult to meet (large filter). This spec is only valid when transmitting data from Rx to Tx or data generator/repeater).
I just want to know where is the source/papers talk about this max
jitter transfer BW is 8MHz. According to my knowledge, most of the CDR circuit in JSSC does not meet this criteria because this
BW is contradictory to jitter tolerance spec, which need BW >4MHz.
Back to top
IP Logged
Ken Kundert
Global Moderator
Offline
Posts: 2386
Silicon Valley
Re: Jitter transfer BW spec
Reply #1 -
May 4
th
, 2010, 11:20am
I have looked around and have been unable to find where I got the 8MHz number. I have also been unable to find support for the 120kHz number. This limit seems to be poorly documented in the open web. Would it be possible for you to send me the telecordia spec so that I can update the paper with the correct number.
Thanks,
-Ken
Back to top
IP Logged
supermoment
Senior Member
Offline
Posts: 167
Re: Jitter transfer BW spec
Reply #2 -
May 4
th
, 2010, 6:44pm
have sent the document.
Back to top
IP Logged
Ken Kundert
Global Moderator
Offline
Posts: 2386
Silicon Valley
Re: Jitter transfer BW spec
Reply #3 -
May 4
th
, 2010, 10:31pm
Thanks. I'll update the document to show the 120kHz number once I get a resolution on
http://www.designers-guide.org/Forum/YaBB.pl?num=1272944729
.
-Ken
Back to top
IP Logged
Ken Kundert
Global Moderator
Offline
Posts: 2386
Silicon Valley
Re: Jitter transfer BW spec
Reply #4 -
May 5
th
, 2010, 11:12am
I've decided not to wait. I have updated the paper with the correct numbers.
-Ken
Back to top
IP Logged
supermoment
Senior Member
Offline
Posts: 167
Re: Jitter transfer BW spec
Reply #5 -
May 20
th
, 2010, 6:41pm
There is another paper using jitter transfer of 8MHz.
The journal paper from Intel:
A CMOS 10-Gb/s SONET Transceiver
Harish S. Muthali, Member, IEEE, Thomas P. Thomas, Member, IEEE, and Ian A. Young, Fellow, IEEE
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
»» Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.