The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 28th, 2024, 10:20am
Pages: 1
Send Topic Print
A problem encountered in AMS simulation (Read 3374 times)
chip
Junior Member
**
Offline



Posts: 12

A problem encountered in AMS simulation
Sep 06th, 2010, 1:59am
 
I simulate my analog circuit with verilog code for digital using AMS simulator in ADE, it displays the error message when elaborating as following:
Digital or mixed-bus connections(with digital) not supported at Spice boundry.
I can not find any useful information about that on the internet,Does anyone know the reason? Thanks a alot. Huh
Back to top
 
 
View Profile   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: A problem encountered in AMS simulation
Reply #1 - Sep 13th, 2010, 8:17am
 
Hi,
Did you setup any connect rule? What's the analog simulator?

Yawei
Back to top
 
 
View Profile   IP Logged
AMS_ei
Community Member
***
Offline



Posts: 67

Re: A problem encountered in AMS simulation
Reply #2 - Apr 19th, 2017, 10:08am
 
Hi,

I am looking at this post now. I am not sure if this problem has been resolved from your end. However, I have a suggestion for you.

Create an amsd block in an .scs file ( say amscf.scs) and there use portmap subckt=<subckt_name> porttype=name as shown below:

amsd {

            portmap subckt=<subckt_name> porttype=name
            config cell=<cell_name_generally_module_name> use=spice

}

This will generate a portbind file which will have all the spice and verilog port mapping.

Hope this helps.

Thank you.

Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.