The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 4th, 2024, 3:11am
Pages: 1 2 
Send Topic Print
Big Contributor of Phase Noise in Hysteresis Buffer (Read 10931 times)
pancho_hideboo
Senior Fellow
******
Offline



Posts: 1424
Real Homeless
Big Contributor of Phase Noise in Hysteresis Buffer
Sep 08th, 2010, 5:54am
 
When I run a slave small signal noise analysis subjected to a master large signal driven PSS(Periodical Steady State) Analysis of a simple Hysteresis Inverter in attached figure, biggest contributor about phase noise at Vout is "MN3".

Do you think my result is reasonable ?

Anyway output phase noise of this Hysteresis Inverter is fairly worse compared to conventional inverter.

Do you think Hysteresis Inverter could produce larger phase noise ?
Back to top
 

Schmitt_Trigger.png
View Profile WWW Top+Secret Top+Secret   IP Logged
vp1953
Senior Member
****
Offline



Posts: 172

Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #1 - Sep 14th, 2010, 4:54pm
 
Hi Pancho,

What are relative gm's for MN1, MN2 and MN3 say when the output is 1/2 VDD?
Back to top
 
 
View Profile   IP Logged
loose-electron
Senior Fellow
******
Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California
Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #2 - Sep 14th, 2010, 6:20pm
 
You are applying a small signal analysis to a circuit which is significant in its large signal effects.

Plus small signal is not wisely applied to switching circuits - stay with  PSS type techniques.

Also, hysterisys is a sense introduces a phase shift a a function of bias point and may not be the way to analyze the circuit.
Back to top
 
 

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
View Profile WWW   IP Logged
pancho_hideboo
Senior Fellow
******
Offline



Posts: 1424
Real Homeless
Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #3 - Sep 15th, 2010, 8:29am
 
vp1953 wrote on Sep 14th, 2010, 4:54pm:
What are relative gm's for MN1, MN2 and MN3 say when the output is 1/2 VDD?
W/L of MN1 and MN2 are same. W/L of MN3 is smaller than MN1 and MN2.

"MM" is a size of MN1, MN2, MP1 and MP2 in attached figure.
"NN" is a size of MN3 and MP3 in attached figure.

loose-electron wrote on Sep 14th, 2010, 6:20pm:
Plus small signal is not wisely applied to switching circuits - stay with  PSS type techniques.
I don't think so at all.

Slave small signal noise analysis subjected to master large signal steady state analysis is enough helpful and valuable at least for relative comparisons, e.g. without hysteresis v.s. with hysteresis.

loose-electron wrote on Sep 14th, 2010, 6:20pm:
Also, hysterisys is a sense introduces a phase shift a a function of bias point
and may not be the way to analyze the circuit.
I don't think so.
Back to top
« Last Edit: Sep 15th, 2010, 11:57am by pancho_hideboo »  

Hysteresis_1.png
View Profile WWW Top+Secret Top+Secret   IP Logged
pancho_hideboo
Senior Fellow
******
Offline



Posts: 1424
Real Homeless
Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #4 - Sep 15th, 2010, 9:54am
 
Attached figure shows time domain waveform for input and output.
I also show gradient of output.
As you can see, if width of hysteresis is wider, gradient of output is larger and sideband noise is also larger.
Back to top
« Last Edit: Sep 15th, 2010, 12:04pm by pancho_hideboo »  

Hysteresis_2.png
View Profile WWW Top+Secret Top+Secret   IP Logged
Mayank
Community Fellow
*****
Offline



Posts: 334

Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #5 - Sep 17th, 2010, 2:34am
 
Hi Pancho,

As  Jerry said,
Quote:
Also, hystersys is a sense introduces a phase shift a a function of bias point and may not be the way to analyze the circuit.

In Hysteresis Inverter, you have two types of transition as is evident from the Hysteresis window. Do you think it is justified to treat both type of transitions driven by same Large Signal Solution ?
I dnt think so. Perform two separate analyses with their corresponding Large Signal Solutions, & then compile the noise analysis data in both the cases.

--Mayank.
Back to top
 
 
View Profile   IP Logged
pancho_hideboo
Senior Fellow
******
Offline



Posts: 1424
Real Homeless
Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #6 - Sep 17th, 2010, 4:37am
 
Mayank wrote on Sep 17th, 2010, 2:34am:
In Hysteresis Inverter, you have two types of transition as is evident from the Hysteresis window.
Do you think it is justified to treat both type of transitions driven by same Large Signal Solution ?
There is no reason why Large signal Steady State analysis can't capture transition effect, although I don't know what you mean by "two types of transition".

This is a small signal noise analysis averaged over one period which include both rise and fall edge's contributions.
See "deriv(out)" in http://www.designers-guide.org/Forum/Attachments/Hysteresis_2.png

Mayank wrote on Sep 17th, 2010, 2:34am:
I dnt think so.
Perform two separate analyses with their corresponding Large Signal Solutions,
What do you mean by "their corresponding Large Signal Solutions" ?
Back to top
 
« Last Edit: Sep 17th, 2010, 7:15am by pancho_hideboo »  
View Profile WWW Top+Secret Top+Secret   IP Logged
vp1953
Senior Member
****
Offline



Posts: 172

Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #7 - Sep 18th, 2010, 8:44am
 
Hi Pancho,

Your phase noise plot (titled USB_phase noise, lower right chart), how did you generate this? Can you please provide details.

Just a quick and dirty back of the envelope calculation shows close results - assuming gate thermal noise dominates, when NN=2 to 128, should close to 18dB of difference in the  noise output. If I assume that the noise contribution is even between the PMOS and the NMOS devices, then varying NN would give about 15dB of difference - your plot shows 12db of difference in the phase noise as NN varies, so is fairly close.

As pointed by Mayank, the bias point is varying for the hysteretic circuit does vary and this alone should indeed produce some variation in the output phase noise, but i think this will cause no more than 1-2dB variation (I need to ponder a little more on this)
Back to top
 
 
View Profile   IP Logged
pancho_hideboo
Senior Fellow
******
Offline



Posts: 1424
Real Homeless
Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #8 - Sep 18th, 2010, 12:37pm
 
vp1953 wrote on Sep 18th, 2010, 8:44am:
Your phase noise plot (titled USB_phase noise, lower right chart), how did you generate this?
There is no such noise.
It is "USB Noise" not "USB Phase Noise".
See http://www.designers-guide.org/Forum/YaBB.pl?num=1274422891

Also see http://www.designers-guide.org/Forum/YaBB.pl?num=1280323054
Basically same as a link although this Hysteresis Buffer case is driven circuit not autonomous circuit.

vp1953 wrote on Sep 18th, 2010, 8:44am:
Just a quick and dirty back of the envelope calculation shows close results - assuming gate thermal noise dominates,
Biggest contributor to output noise is a fricker noise of MN3 not thermal noise.

If size of MN3 is larger and then width of hysteresis is wider, sideband noise from MN3 is larger.
However total fricker noise of MN3 itself is smaller for larger MN3.

See "deriv(out)" in http://www.designers-guide.org/Forum/Attachments/Hysteresis_2.png
If a transition is sharper, output noise will be smaller generally.

But it is not true for my Hysteresis Buffer case.
I will survey about this more.

vp1953 wrote on Sep 18th, 2010, 8:44am:
As pointed by Mayank, the bias point is varying for the hysteretic circuit does vary
and this alone should indeed produce some variation in the output phase noise,
Such thing is natural and common effect.
Consider "Bias dependent Noise" and then "Cyclostationary Noise".

Effects of periodical varying bias points are surely taken into Slave small signal noise analysis subjected to master large signal steady state analysis.

I think we can never escape fairly large degradation of phase noise if we implement Hysteresis characteristics having meaningful Hysteresis width.

I can see many cases where external TCXO signal is inputed via Hysteresis buffer for reference clock of PLL Synthesizer.
However could it cause very serious degradation of phase noise of PLL Synthesizer ?
Back to top
 
« Last Edit: Sep 19th, 2010, 7:37am by pancho_hideboo »  
View Profile WWW Top+Secret Top+Secret   IP Logged
vp1953
Senior Member
****
Offline



Posts: 172

Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #9 - Sep 19th, 2010, 10:32am
 
Hi Pancho,

Quote:
Biggest contributor to output noise is a fricker noise of MN3 not thermal noise.



My bad, I misread that NN was the width of MN2 (it is the width of MN3). Now if flicker noise of MN3 is the biggest contributer, how do you explain your USB_noise going down with increasing width of MN3 : if it was flicker noise, then it should go down (gate thermal noise would cause it to go up in the manner shown in your plot)
Back to top
 
 
View Profile   IP Logged
pancho_hideboo
Senior Fellow
******
Offline



Posts: 1424
Real Homeless
Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #10 - Sep 19th, 2010, 10:48am
 
pancho_hideboo wrote on Sep 15th, 2010, 8:29am:
"MM" is a size of MN1, MN2, MP1 and MP2 in attached figure.
"NN" is a size of MN3 and MP3 in attached figure.

vp1953 wrote on Sep 19th, 2010, 10:32am:
Now if flicker noise of MN3 is the biggest contributer, how do you explain your USB_noise going down with increasing width of MN3
Surely read following.
pancho_hideboo wrote on Sep 18th, 2010, 12:37pm:
vp1953 wrote on Sep 18th, 2010, 8:44am:
Just a quick and dirty back of the envelope calculation shows close results - assuming gate thermal noise dominates,
Biggest contributor to output noise is a fricker noise of MN3 not thermal noise.

If size of MN3 is larger and then width of hysteresis is wider, sideband noise from MN3 is larger.
However total fricker noise of MN3 itself is smaller for larger MN3.

See "deriv(out)" in http://www.designers-guide.org/Forum/Attachments/Hysteresis_2.png
If a transition is sharper, output noise will be smaller generally.

But it is not true for my Hysteresis Buffer case.
I will survey about this more.

Back to top
 
 
View Profile WWW Top+Secret Top+Secret   IP Logged
vp1953
Senior Member
****
Offline



Posts: 172

Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #11 - Sep 19th, 2010, 12:23pm
 
Hi Pancho,

Higher noise from MN3 should produce higher USB noise. So if flicker noise goes down with increasing size of MN3(see below), then it cannot be that the USB noise increases. On the other hand gate thermal noise increases with increasing MN3 and this correlates well with your USB noise plots.

Also flicker noise decreases with device size if you are referring to input referred flicker noise voltage. For a common source stage, if you are referring to the output noise current, then both gate thermal noise (propotional to gm) and flicker noise current(proportional to gm^2/W) increase with W. In your circuit, obviously it is not a common source stage ;the exact relationship between input voltage and output current for MN3 needs some more examination because of the feedback.
Back to top
 
 
View Profile   IP Logged
pancho_hideboo
Senior Fellow
******
Offline



Posts: 1424
Real Homeless
Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #12 - Sep 19th, 2010, 12:48pm
 
vp1953 wrote on Sep 19th, 2010, 12:23pm:
On the other hand gate thermal noise increases with increasing MN3 and this correlates well with your USB noise plots.
Again, biggest contributor is fricker noise not channel noise.

I think large value of deriv(out) causes enhancement of cotribution to out from MN3's fricker noise.

vp1953 wrote on Sep 19th, 2010, 12:23pm:
In your circuit, obviously it is not a common source stage
I can't understand what you want to mean.

MN1 and MN2 are formig common source stage.
MP1 and MP2 are also forming common source stage.

MN3 and MP3 are forming source follower stage.

Do you understand a working mechanism of this Hysteresis Inverter correctly ?
Back to top
 
 
View Profile WWW Top+Secret Top+Secret   IP Logged
vp1953
Senior Member
****
Offline



Posts: 172

Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #13 - Sep 19th, 2010, 2:23pm
 
HI Pancho

Quote:
Do you understand a working mechanism of this Hysteresis Inverter correctly ?


Yes i do Smiley

Now you say flicker noise is the biggest contributer
You say flicker noise decreases with increase in size of MN3
Your plot shows increasing USB_noise with increase in size of MN3.
How this is possible - when the biggest contributer of noise is contributing less noise (with increasing device size), the USB noise is increasing? What is your explanation for this?

My reference to common source stage is to state the flicker noise decreases with device size only when considering the input referred noise voltage. If the flicker noise output current is considered, then flicker noise current can increase with device size for a common source stage (exact relation depends on topology).
Back to top
 
 
View Profile   IP Logged
pancho_hideboo
Senior Fellow
******
Offline



Posts: 1424
Real Homeless
Re: Big Contributor of Phase Noise in Hysteresis Buffer
Reply #14 - Sep 19th, 2010, 9:13pm
 
For fixed NN, increasing MM results in smaller output noise.
In this case, gain as inverter is also larger for larger MM.

On the other hand, for fixed MM, increasing NN results in larger output noise.
Also in this case, gain as inverter is larger for larger NN regardless of feedback.

vp1953 wrote on Sep 19th, 2010, 2:23pm:
You say flicker noise decreases with increase in size of MN3
Your plot shows increasing USB_noise with increase in size of MN3.
How this is possible - when the biggest contributer of noise is contributing less noise (with increasing device size),
the USB noise is increasing? What is your explanation for this?
Do you understand a mechanism of contribution of fricker noise to sideband noise correctly ?

Contribution of fricker noise to sideband noise could be larger for sharp transition since conversion gain is larger.

Again do you understand a working mechanism of this Hysteresis Inverter correctly ?

BTW, have you been able to resolve the following ?
http://www.designers-guide.org/Forum/YaBB.pl?num=1283902372
Back to top
 
« Last Edit: Sep 19th, 2010, 11:59pm by pancho_hideboo »  
View Profile WWW Top+Secret Top+Secret   IP Logged
Pages: 1 2 
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.