The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 16th, 2024, 8:41am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Modeling › Behavioral Models › Thevenin Eq. Model
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Thevenin Eq. Model (Read 2569 times)
samiran
Junior Member
**
Offline



Posts: 15
Thevenin Eq. Model
Nov 03rd, 2010, 6:33am  
How can I write a behavioral (not structural) model of a thevenin equivalent circuit in verilog-a?

          RTH
_____/\/\/\/\_______________o VOUT
|
VTH
|
|
|
------
---
 -
Back to top
 
 
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2386
Silicon Valley
Re: Thevenin Eq. Model
Reply #1 - Nov 3rd, 2010, 7:46am  
Code:
module thevenin (p, n);
electrical p, n;
parameter real vth=0;
parameter real rth=1;
analog begin
    V(p,n) <+ vth + rth*I(p,n);
end
endmodule
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.