The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 21st, 2024, 12:08am
Pages: 1
Send Topic Print
Error message simulating an AMS code using (Mentor) ICstudio Design Architect-IC (Read 1908 times)
Shady Adly
New Member
*
Offline



Posts: 9
Egypt
Error message simulating an AMS code using (Mentor) ICstudio Design Architect-IC
Nov 27th, 2010, 1:02pm
 
Hi,

I am new to both Verilog AMS and Mentor tools, but I need it for my graduation project.

I use Mentor tools, the simulator is ICstudio (Design Architect-IC v2008.2_1.1)

I wrote this simple code to make sure the design flow is working.

`include "disciplines.h"
module AMS_Verilog_AMS (in,out);
electrical in,out;
input in;
output out;
analog begin
V(out) <+ 3 * V(in);
end
endmodule


After compiling the code I got no errors, then I created a new symbol, but after I checked the 'check HDL' tab I found this error message

//  Starting HDL compiler ... please wait
** Warning: (vsim-14) Failed to open "/tools/mentor/Projects/tester3.proj/mgc/.hdl_lib_a2008.2_p64/ADMS/modelsim.ini"
specified by the MODELSIM environment variable. Using "modelsim.ini" instead.
No such file or directory. (errno = ENOENT)
Compiling file: /tools/mentor/Projects/tester3.proj/Graduation_Project.lib/default.group/hdl.vie
ws/src/AMS.va
Compiling Module AMS_Verilog_AMS
______________________________________________
//  Starting HDL registration ... please wait
Error: An unexpected exit code(5) was returned from model registration


And now I can't put my block inside the design architect schematic!!

Any help would be really appreciated,
Thanks,

Shady Adly
Back to top
 
 
View Profile Shady Adly shady.adly   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.