hi guys, the beta value for PNP lateral bjt is 3 for typical. if i want to make very accurate bandgap reference, this is far too small.

vertical NPN bjt made out of N+ bury layer is much better, and is better for BGR.

An accurate BGR needs to trim very accurately, so i need EEPROM option to store the trim bits.

however, for MPW runs available (SMIC, for instance), the process options providing NPN bjt and EEPROM are different, for instance, smic18mix and smic18ee.

my question is, is it possible to do so using another process or modify the current mixed signal process?