The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 7:38am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › RF Simulators › Phase noise modeling in port
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Phase noise modeling in port (Read 1132 times)
harryhu
Junior Member
**
Offline



Posts: 11
Phase noise modeling in port
Jun 15th, 2011, 1:57am  
Is there any convenient way to model the phase-noise characteristic in "port" in Cadence, according to the given signal source document, for example from Agilent?
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.