boe
|
Zahrein, Note that in the analog section of Verilog-AMS code the units are given in the include file disciplines.vams, usually Volt, Ampere, second, .... And the timescale directive has no effect for the analog stuff. This is the reason for the $bound_step issue Ken pointed out. B O E
|