Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 10
th
, 2024, 1:13am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› question about charge pump in PLL
‹
Previous topic
|
Next topic
›
Pages:
1
2
3
question about charge pump in PLL (Read 19510 times)
Lex
Senior Member
Offline
Posts: 201
Eindhoven, Holland
Re: question about charge pump in PLL
Reply #30 -
Dec 23
rd
, 2011, 12:24am
loose-electron wrote
on Dec 6
th
, 2011, 2:15am:
ece.wpi.edu/analog/resources/PLLTutorialISSCC2004.pdf
see page 50 of the above
Great piece. I especially like the “Spectacular” Failures and Design for test.
Back to top
IP Logged
loose-electron
Senior Fellow
Offline
Best Design Tool =
Capable Designers
Posts: 1638
San Diego California
Re: question about charge pump in PLL
Reply #31 -
Dec 23
rd
, 2011, 5:00pm
welcome to the real world...
:)
Back to top
Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: question about charge pump in PLL
Reply #32 -
Jan 25
th
, 2012, 8:08am
hello all,
is any one got conclusion for this post, i mean he Question is how here +ve feedback behave here?
What i feel is +ve FB has less loop gain, because loop filter control node will be low impedance.
Thanks,
Raj.
Back to top
IP Logged
Pages:
1
2
3
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.