is there a different to use "assign" command and "wire" command for feedthrough signals??

output out, out_wire;
input in, in_wire

wire out_wire = in_wire;
       vs
assign out = in;

any comment?
will the synthesis tool put buffer in between input & output ports?