Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 16
th
, 2024, 11:37am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
RF Design
› LTE synthesizer settling time
‹
Previous topic
|
Next topic
›
Pages: 1
LTE synthesizer settling time (Read 3186 times)
shockoshocko
New Member
Offline
Posts: 1
LTE synthesizer settling time
Nov 27
th
, 2011, 10:48am
I can't determine which type of frequency hopping determines the required settling time of the synthesizer in LTE, any help or resources would be appreciated :-/, Thanks!
Back to top
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: LTE synthesizer settling time
Reply #1 -
Nov 27
th
, 2011, 11:40am
LTE means?
Back to top
IP Logged
ACWWong
Community Fellow
Offline
Posts: 539
Oxford, UK
Re: LTE synthesizer settling time
Reply #2 -
Dec 5
th
, 2011, 4:02am
i'm guessing LTE means Long Term Evolution of 3G (i.e. 3.5G or 4G)... sadly though i haven't worked on these systems so don't know about the system requirements .... but you should be able to read the standards and work it out...
Back to top
IP Logged
loose-electron
Senior Fellow
Offline
Best Design Tool =
Capable Designers
Posts: 1638
San Diego California
Re: LTE synthesizer settling time
Reply #3 -
Dec 5
th
, 2011, 9:13am
Whtever it is - read the specifications and standards.
someplace theres a definition of how long you got to change channels, and its tied to that.
Back to top
Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
»» RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.