The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 10th, 2024, 10:16pm
Pages: 1
Send Topic Print
capless LDO line regulation problem (Read 2359 times)
sri.sagar
New Member
*
Offline



Posts: 6

capless LDO line regulation problem
Feb 09th, 2012, 10:16pm
 
Hi everyone,
I have implemanted robert millikens capless LDO in 90nm technology,which has 3.3V input and 2.8V output for a load of 100pf(internal) with max load current of 50mA. I am getting line regulation of 31mV/V at 50mA(max) and 11mV/V at 0mA(min) and psrr is -35dB at 100Khz, accourding to my knowledge it is bad. how can i improve my line regulation and psrr. and all other parameters are turning out to be good ,say my open loop gain is 61.2dB ,load regulation is 0.33 V/A,settling time is 2us.


And i also want to improve my deltavout which is 16mv(presently)

Please help me.
thanks
Back to top
 
 
View Profile   IP Logged
lunren
Community Member
***
Offline



Posts: 82
Asia
Re: capless LDO line regulation problem
Reply #1 - Feb 10th, 2012, 3:08pm
 
It was your design results or your measurement results?

Since you said the loop gain is good, better check if your reference generate has good line regulation.

PSR maybe is not that bad. Depends on your application. Trying to push your dominant pole to higher frequency to see if PSR @ 100K get improved or not.
Back to top
 
 

Best Regards,

Lunren
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.