lunren
Community Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/stargold.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/stargold.gif)
Offline
Posts: 82
Asia
|
Hi All,
I am starting to design a 2.4GHz PLL. The power consumption is the most important parameter in this chip. I'm think to use a prescaler of div8/9. Any low power scheme/papers recommendation are appreciated. Current thinking is TSPC DFF based design. Any potential issues with TSPC?
Thanks,
Lunren
|