hello
i have a problem, i simulate a latch comparator with stb analysis
the schematic is below
i got a negative phase loop which means the feedback is negative, i can't figure out from where comes this negative feedback or is ir an artifact !!!
now i removed the cross coupled pmos pair in the top
like this
and now the feedback is positive,
i am really confused , please help me figuring out what's going on
regards