pf66
New Member
Offline
Posts: 2
|
Dear Larry,
MB PMOS is loading your output node with it's gate cap, try to minimize it's W*L, in order to maintain the same DC point + Loop gain, use smaller Rb (trade-off is power, of course).
BTW, why not use Ib instead of Rb?
|