The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 1:27am
Pages: 1
Send Topic Print
Extracting gate resistance value in cadence (Read 3376 times)
nadroit
Junior Member
**
Offline



Posts: 14

Extracting gate resistance value in cadence
Jul 09th, 2012, 10:27am
 
Hello All,
 I am trying to simulate/extract gate resistance of nmos device (IBM 90nm). technology uses BSIM4 model which models gate resistance in two components namely  intrinsic input impedance (Rii,bias dependent) and polysilicon gate resistance.

1. I am measuring S parameters of the device with Spectre by doing .sp analysis (figure attached,set up shown for BJT but it is same for MOS)

2. Spectre gives Y parameters and Real{Y11}=w^2*Cgg^2*Rg. Thus Rg can be extracted.[Ref http://www.silvaco.com/tech_lib_TCAD/simulationstandard/2000/jan/a1/a1.html]

3. BSIM4 literature suggests that Rg decreses as Vgs increases but I am observing opposite results.

I am not sure what mistake I am making. is my setup correct? Please let me know if you have any other method of extracting gate resistance.

Also output parameters of spectre gives value of rgbi and rgbd, spectre manual lists both of them as gate bias dependent resistor. But I am not sure what it is,is it the gate resistance??

As you can see I am very confused please help.

Thanks
Back to top
 

s_parameter_setup.png
View Profile   IP Logged
loose-electron
Senior Fellow
******
Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California
Re: Extracting gate resistance value in cadence
Reply #1 - Jul 13th, 2012, 4:24pm
 
The resistance of the gate may not be in the model.

Frequently the parameter may be in the transistor model (BSIMX.X),
but the foundry's model implementation
(IBM's 90nm NMOS model done using the BSIMX.X model)
may not have the value set.

Value not set and it defaults. Default value for gate resistance is 0.

You can approximate the gate resistance by finding the ohms/square
for the silicided polysilicon layer that the gate is made out of and
use that to get the resistance.
Back to top
 
 

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.