The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 29th, 2024, 3:28am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Mixed-Signal Design › Digital filter design for incremental delta-sigma ADC
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Digital filter design for incremental delta-sigma ADC (Read 2404 times)
Berti
Community Fellow
*****
Offline



Posts: 356
Digital filter design for incremental delta-sigma ADC
Aug 14th, 2012, 11:10pm  
Dear all,

I am struggling with the design of a digital filter for an incremental delta-sigma ADC. Basically what I am interested in is only the DC value, right? Is a CIC filter really the right choice in this case?
Does anybody know any literature about the design of incremental delta-sigma ADCs (particallarly the optimal digital filter design)?
Any advices are welcome?

BR

Berti
Back to top
 
 
View Profile   IP Logged
TraceTheLoad
New Member
*
Offline



Posts: 5
Oregon State
Re: Digital filter design for incremental delta-sigma ADC
Reply #1 - Aug 21st, 2012, 8:59pm  
Berti ,

Basic analysis can be found in these papers . Hope you have seen these.

http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01284742

http://home.mit.bme.hu/~markus/pubs/cicc06.pdf

Regards,
Praveen
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.