raja.cedt
|
hello, then what is different parameter among delay cells, is final stage connected directly to PD or any buffer. May be post the result we might catch some thing...You better test delay cell without simulating the whole loop. Just a make a test-bench, in which only cascaded 9 delay cells and and check the delay for several control voltages...
Thanks, Raj.
|