Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 18
th
, 2024, 6:17pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› cmos amplifier
‹
Previous topic
|
Next topic
›
Pages: 1
cmos amplifier (Read 2518 times)
aman gupta
Community Member
Offline
Posts: 34
India
cmos amplifier
Apr 27
th
, 2013, 8:09am
plot transfer characterstics ........... PMOS transistors are identical
my actual question is can Vi put Q2 in triode region ?? if yes then how ?
Back to top
Untitled_019.png
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: cmos amplifier
Reply #1 -
Apr 27
th
, 2013, 9:58am
hello,
Very low voltage at the gate of Q1 leads to very high voltage at Q2 hence it will be in triode region.
Enjoy!!!
Back to top
IP Logged
aman gupta
Community Member
Offline
Posts: 34
India
Re: cmos amplifier
Reply #2 -
Apr 28
th
, 2013, 5:55am
raja.cedt wrote
on Apr 27
th
, 2013, 9:58am:
hello,
Very low voltage at the gate of Q1 leads to very high voltage at Q2 hence it will be in triode region.
Enjoy!!!
because Q1 is common source which is inverting, hence very low at Vin cause a large voltage at Vd2 ??? am i right ??
Back to top
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: cmos amplifier
Reply #3 -
Apr 30
th
, 2013, 12:37pm
yes, otherwise if you increase Vin Q1 draws more current and out voltage will be lower and other way also when Vin decrease. Again please refer razavi book.
Thanks,
Raj.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.